XLS implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality. It is Apache 2 licensed. XLS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results